

Abstract of Disclosure

A method for operating a non-volatile dynamic random access memory (NVDRAM) device having a plurality of memory
5 cells, each cell having a capacitor and a transistor having a floating gate includes the steps of (A) preparing a power-on mode for performing a DRAM operation; and (B) preparing a power-off mode for holding stored data in the memory cell.